83026BGI-01LF, Clock Buffer, 1-Input, 8-Pin SOIC
- RS stock no.:
- 216-6199
- Mfr. Part No.:
- 83026BGI-01LF
- Manufacturer:
- Renesas Electronics
Bulk discount available
Subtotal (1 pack of 2 units)*
R 167,77
(exc. VAT)
R 192,936
(inc. VAT)
FREE delivery for orders over R 1,500.00
In Stock
- 410 unit(s) ready to ship from another location
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units | Per unit | Per Pack* |
|---|---|---|
| 2 - 8 | R 83.885 | R 167.77 |
| 10 - 18 | R 81.79 | R 163.58 |
| 20 - 48 | R 79.335 | R 158.67 |
| 50 - 98 | R 76.16 | R 152.32 |
| 100 + | R 73.115 | R 146.23 |
*price indicative
- RS stock no.:
- 216-6199
- Mfr. Part No.:
- 83026BGI-01LF
- Manufacturer:
- Renesas Electronics
Specification
Technical data sheets
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Renesas Electronics | |
| Logic Function | Clock Buffer | |
| Number of Clock Inputs | 1 | |
| Package Type | SOIC | |
| Pin Count | 8 | |
| Select all | ||
|---|---|---|
Brand Renesas Electronics | ||
Logic Function Clock Buffer | ||
Number of Clock Inputs 1 | ||
Package Type SOIC | ||
Pin Count 8 | ||
The Renesas Electronics 83026I-01 is a low skew, 1-to-2 Differential-to-LVCMOS/ LVTTL Fanout Buffer. The differential input can accept most differential signal types (LVPECL, LVDS, LVHSTL, HCSL and SSTL) and translate to two single-ended LVCMOS/LVTTL outputs. The small 8-lead SOIC footprint makes this device ideal for use in applications with limited board space.
Two LVCMOS / LVTTL outputs
Differential CLK, nCLK input pair
CLK, nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
Maximum output frequency: 350MHz
Output skew: 15ps (maximum)
Part-to-part skew: 600ps (maximum)
Additive phase jitter, RMS: 0.03ps (typical)
Small 8 lead SOIC package saves board space
3.3V core, 3.3V, 2.5V or 1.8V output operating supply
-40°C to 85°C ambient operating temperature
Differential CLK, nCLK input pair
CLK, nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
Maximum output frequency: 350MHz
Output skew: 15ps (maximum)
Part-to-part skew: 600ps (maximum)
Additive phase jitter, RMS: 0.03ps (typical)
Small 8 lead SOIC package saves board space
3.3V core, 3.3V, 2.5V or 1.8V output operating supply
-40°C to 85°C ambient operating temperature