Renesas Electronics 9DB233AGILF Clock Buffer 20-Pin TSSOP
- RS stock no.:
- 263-7983
- Mfr. Part No.:
- 9DB233AGILF
- Manufacturer:
- Renesas Electronics
Image representative of range
Bulk discount available
Subtotal (1 pack of 2 units)*
R 157,74
(exc. VAT)
R 181,40
(inc. VAT)
Add 22 units to get free delivery
In Stock
- Plus 104 unit(s) shipping from 16 February 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units | Per unit | Per Pack* |
|---|---|---|
| 2 - 8 | R 78.87 | R 157.74 |
| 10 - 18 | R 76.90 | R 153.80 |
| 20 - 24 | R 74.595 | R 149.19 |
| 26 - 72 | R 71.61 | R 143.22 |
| 74 + | R 68.745 | R 137.49 |
*price indicative
- RS stock no.:
- 263-7983
- Mfr. Part No.:
- 9DB233AGILF
- Manufacturer:
- Renesas Electronics
Specification
Technical data sheets
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Renesas Electronics | |
| Product Type | Clock Buffer | |
| Maximum Input Frequency | 110MHz | |
| Mount Type | Surface | |
| Package Type | TSSOP | |
| Pin Count | 20 | |
| Number of Outputs | 2 | |
| Minimum Supply Voltage | 3.3V | |
| Maximum Supply Voltage | 4.6V | |
| Minimum Operating Temperature | -40°C | |
| Maximum Operating Temperature | 85°C | |
| Standards/Approvals | RoHS | |
| Length | 6.6mm | |
| Width | 4.4 mm | |
| Height | 1.2mm | |
| Series | 9DB233 | |
| Automotive Standard | No | |
| Select all | ||
|---|---|---|
Brand Renesas Electronics | ||
Product Type Clock Buffer | ||
Maximum Input Frequency 110MHz | ||
Mount Type Surface | ||
Package Type TSSOP | ||
Pin Count 20 | ||
Number of Outputs 2 | ||
Minimum Supply Voltage 3.3V | ||
Maximum Supply Voltage 4.6V | ||
Minimum Operating Temperature -40°C | ||
Maximum Operating Temperature 85°C | ||
Standards/Approvals RoHS | ||
Length 6.6mm | ||
Width 4.4 mm | ||
Height 1.2mm | ||
Series 9DB233 | ||
Automotive Standard No | ||
- COO (Country of Origin):
- TW
The Renesas Electronics zero-delay buffer supports PCIe Gen1 and Gen2 clocking requirements. It is driven by a differential SRC output pair from an IDT main clock generator. It attenuates jitter on the input clock and has a selectable PLL bandwidth to maximize performance in systems with or without spread-spectrum clocking.
SMBus Interface
Selectable PLL bandwidth
Minimizes jitter peaking in downstream PLLs
Cycle-to-cycle jitter < 50ps
Output-to-output skew < 50 ps
PCIe Gen3 phase jitter < 1.0ps RMS
Related links
- Renesas Electronics 9DB233AGILF Clock Buffer 20-Pin TSSOP
- Renesas Electronics 9DB102BGLFT PLL Clock Buffer 20-Pin 20-pin TSSOP
- Renesas Electronics 9DBL411BGLFT Clock Buffer 20-Pin TSSOP
- Renesas Electronics 9DBL411BGILF Clock Buffer 20-Pin TSSOP
- Renesas Electronics 9DB102BGLF Clock Buffer 20-Pin TSSOP
- Renesas Electronics 9DBL411BGLF Clock Buffer 20-Pin TSSOP
- Renesas Electronics 5PB1110PGGI Clock Buffer 20-Pin TSSOP
- Renesas Electronics 853S014AGILF Buffer 20-Pin TSSOP