Infineon CYPD7271-68LQXQ, USB Controller, 4-Channel, 1Mbps, USB 2.0, 4 → 24 V, 68-Pin QFN

RS stock no.:: 262-5833
Mfr. Part No.:: CYPD7271-68LQXQ
Manufacturer:: Infineon

Infineon CYPD7271-68LQXQ, USB Controller, 4-Channel, 1Mbps, USB 2.0, 4 → 24 V, 68-Pin QFN

Bulk discount available

Price (Excl VAT) Each

R 136,79

(exc. VAT)

R 157,31

(inc. VAT)

511 Available from UK/Europe in 4–6 working days for collection or delivery to major cities (Heavy, hazardous or lithium product excluded. Delivery T&C's apply)*

* Delivery dates may change based on your chosen quantity and delivery address.

FREE delivery for orders over R 1500

Not Available for premium delivery

Units	Per unit
1 - 24	R 136,79
25 - 49	R 133,37
50 - 99	R 129,37
100 - 249	R 124,20
250 +	R 119,23

RS stock no.:: 262-5833
Mfr. Part No.:: CYPD7271-68LQXQ
Manufacturer:: Infineon

Datasheet - CYPD7271-68LQXQ

PG-VQFN-68 tray packing dual channel PD controllers with DC-DC converters and programmable for source application

Industry’s first Dual-port PD controller + DC-DC controller

EZ-PD™ CCG7DC CYPD7271-68LQXQ is the tray packing type option belonging to the CCG7DC family of highly integrated dual-port USB-C Power Delivery solutions with integrated buck-boost controllers.

Its Arm® Cortex®-M0 is a 32-bit MCU, which is optimized for low-power operation with extensive clock gating. It mostly uses 16-bit instructions and executes a subset of the thumb-2 instruction set. It also includes a hardware multiplier, which provides a 32-bit result in one cycle. It contains an interrupt controller (the NVIC block) with 32 interrupt inputs and a wakeup interrupt controller (WIC), which can wake the processor up from deep sleep mode.

EZ-PD™ CCG7DC comes with a 128 KB Flash and a 32 KB ROM for non-volatile storage. ROM stores libraries for authentication and device drivers such as I2C, SPI, and several others, sparing Flash to store code for any customer feature and to allow firmware upgrades to meet the latest USB PD specifications and application needs. The 16-KB RAM is used under software control to store the temporary status of system variables and parameters.

The USB PD subsystem contains the USB PD physical layer block and supporting circuits. The USB PD physical layer consists of a transmitter and receiver that communicate BMC-encoded data over the CC channel per the PD 3.0 standard. All communication is half-duplex. The physical layer or PHY practices collision avoidance to minimize communication errors on the channel. Also, the USB PD block includes all termination resistors (Rp and Rd) and their switches as required by the USB Type-C spec. The device supports PPS operation at all valid voltages from 3.3 V to 21 V

The buck-boost subsystem in EZ-PD™ CCG7DC devices can be configured to operate in buck-boost mode, buck-only mode or boost-only mode. While buck-boost mode requires four external switching FETs, buck-only and boost-only modes require only two FETs. Buck-only mode is useful when EZ-PD™ CCG7DC device’s port is used for multi-port AC/DC designs.

EZ-PD™ CCG7DC devices offer programmable switching frequency between 150 kHz and 600 kHz. The controller supports spread spectrum clocking within the operating frequency range in all operating modes. Both the switching frequency and the spread spectrum span are firmware programmable.

Key Features

•Integrates 2 USB-C PD controllers + 2 DC-DC controllers in one single chip
•Charging protocols: Supports latest USB-C PD v3.0 with PPS, QC4+, QC4.0, Samsung AFC, Apple 2.4 A, BCv1.2
•DC-DC controller: configurable switching frequency of 150 kHZ – 600 kHZ, wide input voltage range of 4 – 24V (40 V tolerant), and programmable spread spectrum frequency for low EMI
•Arm® Cortex®-M0 with Flash allows users to implement custom features
•Integrates VBUS NFET gate drivers, buck-boost NFET gate drivers, VCONN FETs and high-side current sense amplifier (HSCSA)
•Protection features: OVP, UVP, SCP, OCP, OTP and VBUS-CC
•Advanced features: dynamic load sharing, signed field firmware upgrade, and optimized buck input voltage for higher efficiency
•Package: 68-pin QFN (8 mm x 8 mm)
•Packing type: tray

Key Benefits

•Enables high power density designs by integrating 2 DC-DC controllers + 2 USB-C PD controllers in one single chip
•Dynamic load sharing enables intelligent redistribution of power between two ports
•Optimized buck input voltage using TL431 provides optimized efficiency for AC-DC designs
•Supports USB-C PD3.0 with PPS and other legacy protocols including Apple 2. 4A, Samsung AFC, QC4.0, BC1.2 at no additional BOM cost

Potential Applications

•Cigarette lighter adapter (CLA)
•Multi-port AC-DC charger and adapter

Attribute	Value
Number of Transceivers	4
Data Rate	1Mbps
Protocols Supported	USB 2.0
IC Type	Interface IC
Power Supply Type	Single
Typical Single Supply Voltage	4 → 24 V
Package Type	QFN
Pin Count	68