Infineon S27KL0642DPBHI020 SDRAM 64 MB Surface, 24-Pin 8 bit FBGA-24 Ball
- RS stock no.:
- 273-7512
- Mfr. Part No.:
- S27KL0642DPBHI020
- Manufacturer:
- Infineon
Image representative of range
Currently unavailable
Sorry, we don't know when this will be back in stock.
- RS stock no.:
- 273-7512
- Mfr. Part No.:
- S27KL0642DPBHI020
- Manufacturer:
- Infineon
Specification
Technical data sheets
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Infineon | |
| Memory Size | 64MB | |
| Product Type | SDRAM | |
| Data Bus Width | 8bit | |
| Number of Bits per Word | 16 | |
| Maximum Clock Frequency | 200MHz | |
| Mount Type | Surface | |
| Package Type | FBGA-24 Ball | |
| Minimum Operating Temperature | -40°C | |
| Pin Count | 24 | |
| Maximum Operating Temperature | 105°C | |
| Standards/Approvals | No | |
| Length | 6mm | |
| Series | S27K | |
| Height | 1mm | |
| Automotive Standard | AEC-Q100 Grade 2 & 3 | |
| Maximum Supply Voltage | 3.6V | |
| Supply Current | 360μA | |
| Minimum Supply Voltage | 1.8V | |
| Select all | ||
|---|---|---|
Brand Infineon | ||
Memory Size 64MB | ||
Product Type SDRAM | ||
Data Bus Width 8bit | ||
Number of Bits per Word 16 | ||
Maximum Clock Frequency 200MHz | ||
Mount Type Surface | ||
Package Type FBGA-24 Ball | ||
Minimum Operating Temperature -40°C | ||
Pin Count 24 | ||
Maximum Operating Temperature 105°C | ||
Standards/Approvals No | ||
Length 6mm | ||
Series S27K | ||
Height 1mm | ||
Automotive Standard AEC-Q100 Grade 2 & 3 | ||
Maximum Supply Voltage 3.6V | ||
Supply Current 360μA | ||
Minimum Supply Voltage 1.8V | ||
The Infineon DRAM is a high speed CMOS, self refresh DRAM, with HYPERBUS interface. The DRAM array uses dynamic cells that require periodic refresh. Refresh control logic within the device manages the refresh operations on the DRAM array when the memory is not being actively read or written by the HYPERBUS interface master. Since the host is not required to manage any refresh operations, the DRAM array appears to the host as though the memory uses static cells that retain data without refresh. Hence, the memory is more accurately described as Pseudo Static RAM.
200 MHz maximum clock rate
Data throughput up to 400 MBps
Bidirectional read write data strobe
Automotive AEC Q100 Grade 2 and 3
Optional DDR centre aligned read strobe
DDR transfers data on both edges of the clock
Related links
- Infineon SDRAM 64 MB Surface, 24-Pin 8 bit FBGA-24 Ball
- Infineon DDR SDRAM Memory 64 MB Surface, 24-Pin 8 bit FBGA
- Infineon S27KS0643GABHV020 DDR SDRAM Memory 64 MB Surface, 24-Pin 8 bit FBGA
- Alliance Memory AS4C4M16SA-7BCN SDRAM 64 MB Surface, 54-Pin 16 bit FBGA
- Alliance Memory SDRAM 64 MB Surface, 54-Pin 16 bit FBGA
- Intelligent Memory IM6416SDBABG-6I SDRAM 64 MB Surface, 54-Pin 16 bit FBGA
- Intelligent Memory IM6416SDBATG-6I SDRAM 64 MB Surface, 54-Pin 16 bit FBGA
- Intelligent Memory IM6432SDBATG-6I SDRAM 64 MB Surface, 90-Pin 16 bit FBGA