Infineon C7 GOLD Type N-Channel MOSFET, 23 A, 650 V Enhancement, 8-Pin HSOF IPT60R150G7XTMA1

Image representative of range

Bulk discount available
View bulk pricing option

Subtotal (1 pack of 5 units)*

R 326,45

(exc. VAT)

R 375,40

(inc. VAT)

Add to Basket
Select or type quantity
Stock information currently inaccessible - Please check back later

Units
Per unit
Per Pack*
5 - 5R 65.29R 326.45
10 - 95R 63.658R 318.29
100 - 245R 61.748R 308.74
250 - 495R 59.278R 296.39
500 +R 56.906R 284.53

*price indicative

Packaging Options:
RS stock no.:
219-6013
Mfr. Part No.:
IPT60R150G7XTMA1
Manufacturer:
Infineon
Find similar products by selecting one or more attributes.
Select all

Brand

Infineon

Product Type

MOSFET

Channel Type

Type N

Maximum Continuous Drain Current Id

23A

Maximum Drain Source Voltage Vds

650V

Series

C7 GOLD

Package Type

HSOF

Mount Type

Surface

Pin Count

8

Maximum Drain Source Resistance Rds

150mΩ

Channel Mode

Enhancement

Minimum Operating Temperature

-55°C

Maximum Power Dissipation Pd

106W

Forward Voltage Vf

0.8V

Typical Gate Charge Qg @ Vgs

23nC

Maximum Operating Temperature

150°C

Height

2.4mm

Standards/Approvals

No

Length

10.1mm

Automotive Standard

No

The Infineon CoolMOS C7 Gold superjunction MOSFET series (G7) brings together the benefits of the improved 600V CoolMOS™ C7 Gold technology, 4pin Kelvin source capability and the improved thermal properties of the TO-Leadless (TOLL) package to enable a possible SMD solution for high current hard switching topologies such as power factor correction (PFC) up to 3kW and for resonant circuits such as high end LLC.

Gives best-in-class FOM R DS(on)xE oss and R DS(on)xQ G

Enables best-in-class R DS(on) in smallest footprint

Inbuilt 4 th pin Kelvin source configuration and low parasitic source inductance (∼1nH)

Is MSL1 compliant, total Pb-free, has easy visual inspection grooved leads

Enables improved thermal performance R th

Higher efficiency due to the improved C7 Gold technology and faster switching

Improved power density due to low R DS(on) in small footprint, by either replacing TO-packages (height restrictions) or paralleling SMD packages due to thermal or R DS(on) requirements

Related links

Be the first to know about our latest products and offers

Email address

The personal information you provide to us when signing up to this mailing list will be processed in line with the Privacy Policy