Nexperia, 2 2-Input AND Schmitt Trigger Input Logic Gate, 8-Pin VSSOP

Image representative of range

Bulk discount available

Subtotal (1 reel of 3000 units)*

R 12 246,00

(exc. VAT)

R 14 082,00

(inc. VAT)

Add to Basket
Select or type quantity
Temporarily out of stock
  • Shipping from 27 July 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Reel*
3000 - 3000R 4.082R 12,246.00
6000 - 12000R 3.98R 11,940.00
15000 +R 3.861R 11,583.00

*price indicative

RS stock no.:
153-2845
Mfr. Part No.:
74AUP2G08DC,125
Manufacturer:
Nexperia
Find similar products by selecting one or more attributes.
Select all

Brand

Nexperia

Product Type

Logic Gate

Logic Function

AND

Mount Type

Surface

Number of Elements

2

Number of Inputs per Gate

2

Schmitt Trigger Input

Yes

Package Type

VSSOP

Pin Count

8

Logic Family

AUP

Input Type

CMOS

Maximum Propagation Delay Time @ CL

8.3ns

Minimum Operating Temperature

-40°C

Maximum High Level Output Current

-4mA

Maximum Operating Temperature

125°C

Standards/Approvals

No

Length

2.1mm

Height

0.85mm

Maximum Supply Voltage

3.6V

Series

74AUP2G

Width

2.4 mm

Minimum Supply Voltage

0.8V

Maximum Low Level Output Current

4mA

Output Type

ECL

Automotive Standard

No

Low-power dual 2-input AND gate, The 74AUP2G08 provides the dual 2-input AND function. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.

Wide supply voltage range from 0.8 V to 3.6 V

High noise immunity

Low static power consumption, ICC = 0.9 μA (maximum)

Latch-up performance exceeds 100 mA per JESD78 Class II

Inputs accept voltages up to 3.6 V

Low noise overshoot and undershoot < 10 % of VCC

IOFF circuitry provides partial power-down mode operation

Multiple package options

Related links