Microchip KSZ8851-16MLLI, Ethernet Controller, 3.3 V 100 Mbps BIU, 48-Pin 3.3 V LQFP

Image representative of range

Bulk discount available

Subtotal (1 pack of 2 units)*

R 225,12

(exc. VAT)

R 258,88

(inc. VAT)

Add to Basket
Select or type quantity
Temporarily out of stock
  • Shipping from 18 March 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Pack*
2 - 8R 112.56R 225.12
10 - 48R 109.745R 219.49
50 - 98R 106.455R 212.91
100 +R 102.195R 204.39

*price indicative

Packaging Options:
RS stock no.:
177-3997
Mfr. Part No.:
KSZ8851-16MLLI
Manufacturer:
Microchip
Find similar products by selecting one or more attributes.
Select all

Brand

Microchip

Product Type

Ethernet Controller

Maximum Data Rate

100Mbps

Communication Mode

Full Duplex/Half Duplex

Loopback Mode

Internal

Standard Supported

IEEE 802.3u, IEEE

Interface Type

BIU

Mount Type

Surface

Package Type

LQFP

Pin Count

48

Maximum Supply Voltage

3.3V

Minimum Operating Temperature

85°C

Maximum Operating Temperature

-40°C

Standards/Approvals

No

Width

7.1 mm

Length

7.1mm

Minimum Supply Voltage

3.3V

Height

1.6mm

Automotive Standard

No

Supply Current

85mA

COO (Country of Origin):
US
The KSZ8851 is a single-port controller chip with a SPI or 8-/16-/32-bit non-PCI CPU interface. Available in 32-/48-/128-pin packages, the KSZ8851 is for applications requiring cost-effective, high-throughput Ethernet connectivity in traditional embedded systems with MCUs or MPUs.

Integrated MAC and PHY Ethernet Controller

Designed for high performance and high throughput applications

Supports 10BASE-T/100BASE-TX

Supports full-duplex flow control and half-duplex back pressure collision flow control

Supports DMA-slave burst data read and write transfers

Supports IP Header (IPv4)/TCP/UDP/ICMP checksum generation and checking

Supports IPv6 TCP/UDP/ICMP checksum generation and checking

Automatic 32-bit CRC generation and checking

Simple SRAM-like host interface easily connects to most common embedded MCUs.

Supports multiple data frames for transmit and receive without address bus and byte-enable signals

Supports both Big- and Little-Endian processors

Related links