Toshiba, Decoder, 16-Pin SOIC
- RS stock no.:
- 171-3556P
- Mfr. Part No.:
- 74HC138D
- Manufacturer:
- Toshiba
Image representative of range
Bulk discount available
View bulk pricing optionsSubtotal 500 units (supplied on a reel)*
R 2 583,50
(exc. VAT)
R 2 971,00
(inc. VAT)
Stock information currently inaccessible - Please check back later
Units | Per unit |
|---|---|
| 500 - 2450 | R 5.167 |
| 2500 - 4950 | R 5.012 |
| 5000 - 24950 | R 4.812 |
| 25000 + | R 4.62 |
*price indicative
- RS stock no.:
- 171-3556P
- Mfr. Part No.:
- 74HC138D
- Manufacturer:
- Toshiba
Specification
Technical data sheets
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Toshiba | |
| Product Type | Decoder | |
| Logic Family | 74HC | |
| Number of Inputs | 3 | |
| Logic Function | Decoder | |
| Mount Type | Surface | |
| Package Type | SOIC | |
| Pin Count | 16 | |
| Minimum Supply Voltage | 2V | |
| Maximum Supply Voltage | 6V | |
| Minimum Operating Temperature | -40°C | |
| Maximum Operating Temperature | 125°C | |
| Height | 1.75mm | |
| Standards/Approvals | No | |
| Length | 10.2mm | |
| Series | 74HC | |
| Automotive Standard | No | |
| Select all | ||
|---|---|---|
Brand Toshiba | ||
Product Type Decoder | ||
Logic Family 74HC | ||
Number of Inputs 3 | ||
Logic Function Decoder | ||
Mount Type Surface | ||
Package Type SOIC | ||
Pin Count 16 | ||
Minimum Supply Voltage 2V | ||
Maximum Supply Voltage 6V | ||
Minimum Operating Temperature -40°C | ||
Maximum Operating Temperature 125°C | ||
Height 1.75mm | ||
Standards/Approvals No | ||
Length 10.2mm | ||
Series 74HC | ||
Automotive Standard No | ||
The 74HC138D is a high speed CMOS 3-to-8 DECODER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. When the device is enabled, 3 Binary Select inputs (A, B and C) determine which one of the outputs (Y0 - Y7) will go low. When enable input G1 is held low or either G2A or G2B is held high, decoding function is inhibited and alloutputs go high.G1, G2A, and G2B inputs are provided to ease cascade connection and for use as an address decoder for memory systems. All inputs are equipped with protection circuits against static discharge or transient excess voltage
High speed: tpd = 16 ns (typ.) at VCC = 5 V
Low power dissipation: ICC = 4.0 μA (max) at Ta = 25
Balanced propagation delays: tPLH ≈ tPHL
Wide operating voltage range: VCC(opr) = 2.0 to 6.0 V