onsemi, Logic Level Translator Translator 2 ECL to LVTTL, 8-Pin SOIC

Image representative of range

Bulk discount available

Subtotal (1 tube of 98 units)*

R 11 631,13

(exc. VAT)

R 13 375,824

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • 1,666 unit(s) ready to ship from another location
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Tube*
98 - 98R 118.685R 11,631.13
196 - 392R 115.717R 11,340.27
490 - 686R 112.246R 11,000.11
784 - 882R 107.756R 10,560.09
980 +R 103.446R 10,137.71

*price indicative

RS stock no.:
186-8831
Mfr. Part No.:
MC100EPT25DG
Manufacturer:
onsemi
Find similar products by selecting one or more attributes.
Select all

Brand

onsemi

Logic Family

ECL

Direction Type

Uni-Directional

Product Type

Logic Level Translator

Maximum Propagation Delay Time @ CL

2ns

Mount Type

Surface

Package Type

SOIC

Number of Elements per Chip

2

Output Type

LVTTL

Pin Count

8

Logic Function

Translator

Maximum Low Level Output Current

24mA

Maximum High Level Output Current

-3mA

Minimum Supply Voltage

3V

Maximum Supply Voltage

3.6V

Translation

ECL to LVTTL

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Series

MC100EPT2

Width

4 mm

Standards/Approvals

No

Length

5mm

Height

1.5mm

Automotive Standard

No

The MC100EPT25 is a Differential LVECL/ECL to LVTTL translator. This device requires +3.3V, -3.3V to -5.2V, and ground. The small outline 8-lead SOIC package and the single gate of the EPT25 make it ideal for applications which require the translation of a clock or data signal.

The VBB output allows the EPT25 to also be used in a single-ended input mode. In this mode the VBB output is tied to the D input for a inverting buffer or the D input for a non-inverting buffer. If used, the VBB pin should be bypassed to ground with at least a 0.01 μF capacitor.

1.1ns Typical Propagation Delay

Maximum Frequency > 275 MHz Typical

Operating Range: VCC = 3.0 V to 3.6 V, VEE = -5.5 V to -3.0 V, GND = 0 V

24mA TTL outputs

Q Output will default LOW with inputs open or at GND

VBB Output

Open Input Default State

Safety Clamp on Inputs

Pb-Free Packages are Available

Related links