STMicroelectronics, 32 bit ARM Cortex M4, STM32G484VE Microcontroller, 170 MHz, 512kB FLASH, 100-Pin LQFP

Image representative of range

Subtotal (1 tray of 90 units)*

R 13 501,71

(exc. VAT)

R 15 526,98

(inc. VAT)

Add to Basket
Select or type quantity
Temporarily out of stock
  • Shipping from 26 March 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Tray*
90 +R 150.019R 13,501.71

*price indicative

RS stock no.:
193-9867
Mfr. Part No.:
STM32G484VET6
Manufacturer:
STMicroelectronics
Find similar products by selecting one or more attributes.
Select all

Brand

STMicroelectronics

Series

STM32G484VE

Product Type

Microcontroller

Package Type

LQFP

Mount Type

Surface

Pin Count

100

Device Core

ARM Cortex M4

Data Bus Width

32bit

Program Memory Size

512kB

Maximum Clock Frequency

170MHz

RAM Size

128kB

Maximum Supply Voltage

3.6V

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Analogue Comparators

7

Width

14.2 mm

Number of Programmable I/Os

107

Length

14.2mm

Standards/Approvals

No

DACs

7 x 12 Bit

Height

1.45mm

Minimum Supply Voltage

1.71V

Number of Timers

2

Program Memory Type

FLASH

Instruction Set Architecture

RISC

Automotive Standard

No

ADCs

26 x 12 Bit

COO (Country of Origin):
PH
The STM32G484xx devices are based on the high-performance Arm® Cortex®-M4 32-bit RISC core. They operate at a frequency of up to 170 Mhz. The Cortex-M4 core features a single-precision floating-point unit (FPU), which supports all the Arm single-precision data-processing instructions and all the data types. It also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application’s security. These devices embed high-speed memories (512 Kbytes of Flash memory, and 128 Kbytes of SRAM), a flexible external memory controller (FSMC) for static memories (for devices with packages of 100 pins and more), a Quad SPI Flash memory interface, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix. The devices also embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, securable memory area and proprietary code readout protection.

Related links