Microchip, 8bit AVR, ATXMEGA Microcontroller, 32MHz, 32 kB Flash, 32-Pin TQFP

View all Microcontrollers
Bulk discount available

Subtotal (1 pack of 5 units)*

R 327,85

(exc. VAT)

R 377,05

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • 1,800 unit(s) ready to ship from another location
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Pack*
5 - 5R 65.57R 327.85
10 - 45R 63.93R 319.65
50 - 95R 62.012R 310.06
100 +R 59.532R 297.66

*price indicative

Packaging Options:
RS stock no.:
177-3242
Mfr. Part No.:
ATXMEGA32E5-AUR
Manufacturer:
Microchip
Find similar products by selecting one or more attributes.
Select all

Brand

Microchip

Family Name

ATXMEGA

Package Type

TQFP

Mounting Type

Surface Mount

Pin Count

32

Device Core

AVR

Data Bus Width

8 bit, 16bit

Program Memory Size

32 kB

Maximum Frequency

32MHz

RAM Size

4 kB

USB Channels

0

Number of PWM Units

1

Number of SPI Channels

1

Number of USART Channels

2

Number of UART Channels

2

Typical Operating Supply Voltage

3.6 (Maximum) V

Number of I2C Channels

1

Number of CAN Channels

0

Pulse Width Modulation

1 (8 Channel)

Dimensions

7.1 x 7.1 x 1.05mm

Width

7.1mm

Height

1.05mm

Number of LIN Channels

0

Number of PCI Channels

0

ADCs

16 x 12 bit

Maximum Number of Ethernet Channels

0

Instruction Set Architecture

RISC

Minimum Operating Temperature

-40 °C

Program Memory Type

Flash

Maximum Operating Temperature

+85 °C

Length

7.1mm

Number of Ethernet Channels

0

Number of ADC Units

1

The XMEGA E devices feature an innovative XMEGA Custom Logic module (XCL) consisting of two independent 8-bit timer/counters and two lookup tables used for defining glue logic. It is designed to reduce bill of material (BOM) and PCB size as the XCL can replace external circuitry such as delay elements, RS-latches, D-latches, D-flip-flowps chip-select logic, AND, NAND, OR, NOR, XOR, XNOR, NOT, MUX AND/OR/XOR logic gates. In addition it can together with the USART enable customized communication protocols. By executing powerful instructions in a single clock cycle, the device achieves throughputs approaching 1 MIPS per MHz, balancing power consumption and processing speed.

Related links